Get the latest tech news
Show HN: Write, simulate and synthesize VHDL/Verilog in the browser
Learn digital hardware design in the browser: write VHDL and SystemVerilog, simulate, read waveforms, and synthesize to a netlist. No installation required.
None
Or read this on Hacker News