Get the latest tech news
Synopsys validates a PCIe 6.0 PHY inside a face-to-face 3D stack at 64 GT/s — says it got there by pulling apart an existing 2D test chip
The 5nm test chip routes signals through TSVs to the package.
None
Or read this on Tom's Hardware