Get the latest tech news

Imec demonstrates electrical yield for 20nm lines High NA EUV single patterning


First electrical tests at 20nm pitch present a next milestone in validating the High NA extreme ultraviolet (EUV) patterning ecosystem

In August 2024, imec was the first to present industry-relevant logic and DRAM structures patterned in a single High NA EUV lithography exposure step. Steven Scheer, senior vice president R&D at imec: “This is the first ever electrical yield demonstration of 20nm pitch metal lines obtained with single High NA EUV patterning. When combined with e-beam inspection, conductivity measurements of metallized serpentine and fork-fork structures give information on the stochastic defects (i.e., breaks and bridges, respectively) that lead to reduced yield.

Get the Android app

Or read this on Hacker News

Read more on:

Photo of High

High

Photo of Imec

Imec

Photo of EUV

EUV

Related news:

News photo

Imec spins out Vertical Compute memory chip firm in $20.5M deal

News photo

Nanoimprint Lithography Aims to Take on EUV

News photo

ASML CEO says China is 10 to 15 years behind in chipmaking capabilities | But Chinese companies are working on EUV tools.