Get the latest tech news

LLVM Merges Support The For Tenstorrent TT-Ascalon-D8 RISC-V CPU


Adding to the interesting code building up for next spring's release of the LLVM 20 compiler stack is having the Tenstorrent TT-Ascalon D8 as the newest RISC-V processor target.

Michael Larabel is the principal author of Phoronix.com and founded the site in 2004 with a focus on enriching the Linux hardware experience. Michael has written more than 20,000 articles covering the state of Linux hardware support, Linux performance, graphics drivers, and other topics. Michael is also the lead developer of the Phoronix Test Suite, Phoromatic, and OpenBenchmarking.org automated benchmarking software.

Get the Android app

Or read this on Phoronix

Read more on:

Photo of V CPU

V CPU

Photo of ascalon

ascalon

Photo of tenstorrent tt

tenstorrent tt

Related news:

News photo

MIPS releases RISC-V CPU for autonomous vehicles

News photo

Bendable non-silicon RISC-V CPU demoed running while wrapped around a pencil

News photo

RISC-V CPU arrives on a tablet starting at $149